News
Abstract: This paper describes the design of a pseudo flip-around sample- hold circuit for a 10-bit, 5-Msamples/sec pipeline ADC. The sample-hold circuit is simulated in 0.35 ¿m Austria Microsystems ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback